

US006331478B1

(12) United States Patent Lee et al.

(10) Patent No.: US 6,331,478 B1

(45) **Date of Patent:** Dec. 18, 2001

(54) METHODS FOR MANUFACTURING SEMICONDUCTOR DEVICES HAVING CHAMFERED METAL SILICIDE LAYERS

(75) Inventors: Keum-joo Lee, Incheon; In-seak

Hwang; Yong-sun Ko, both of Suwon; Chang-Iyoung Song, Kyungki-do, all

of (KR)

(73) Assignee: Samsung Electronics Co., Ltd. (KR)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

(21) Appl. No.: 09/685,456

(22) Filed: Oct. 9, 2000

(30) Foreign Application Priority Data

Oc	et. 7, 1999 (KR)	99-43209
(51)	Int. Cl. ⁷	H01L 21/4763
(52)	U.S. Cl 438	3/592 ; 438/683; 438/750;
		438/755
(58)	Field of Search	
	438/595, 299,	673, 682, 683, 749, 750,

(56) References Cited

U.S. PATENT DOCUMENTS

4,285,761 8/1981	Fatula, Jr. et al 156/628
4,319,395 3/1982	Lund et al 29/571
4,914,056 * 4/1990	Okumura .
5,262,352 11/1993	Woo et al 437/189
5,491,100 2/1996	Lee et al 437/41
5,491,110 2/1996	Fehr et al 437/206
5,502,336 3/1996	Park et al
5,541,131 7/1996	Yoo et al 437/44
5,591,670 1/1997	Park et al 437/187
5,698,072 * 12/1997	Fukuda .
5,751,048 5/1998	Lee et al

5,811,335			Santangelo et al	438/268
		9/1998	Maa et al	
5,856,239		1/1999	Bashir et al	438/738
5,933,757	*	8/1999	Yoshikawa et al	
5,994,192	*	11/1999	Chen .	
6,001,719		12/1999	Cho et al	438/592
6,235,621	*	5/2001	Jeng et al	

OTHER PUBLICATIONS

Stanley Wolf and Richard N. Tauber, "Silicon Processing for the VLSI Era, vol. 1: Process Technology," Lattice Press, Sunset Beach, California (1986), pp. 384–388.*

Mayer et al., Electronic Materials Science for Integrated Circuits in Si and GaAs, Macmillan Publishing Company, New York, New York, 294–295 (1990).

* cited by examiner

Primary Examiner—Charles Bowers
Assistant Examiner—Stephen W. Smoot
(74) Attorney, Agent, or Firm—Myers Bigel Sibley &
Sajovec, P.A.

(57) ABSTRACT

Methods for manufacturing a semiconductor device, in which a chamfered metal silicide layer is formed by a 2-stage continuous wet etching process using different etchants, thereby resulting in a sufficient insulation margin between a lower conductive layer including the metal silicide layer and the contact plug self-aligned with the lower conductive layer are disclosed. In the manufacture of a semiconductor device, a mask pattern is formed on a metal silicide layer to expose a portion of the metal silicide layer. The exposed portion of the metal silicide layer is isotropically etched in a first etchant to form a metal silicide layer with a shallow groove, and defects due to the silicon remaining on the surface of the metal silicide layer with the shallow groove are removed using a second etchant, to form a metal silicide layer with a smooth surface. Microelectronic structures produced by methods of the present invention are also disclosed.

17 Claims, 6 Drawing Sheets

